1. 1

  2. 1

    In a couple of slides, there’s a bullet point like “RTL changes 2 days before tapeout”.

    Since it’s just slides, I can’t tell what the emphasis was, but that sounds like super-risky madness to me. I’ve only observed chip design workflow from a distance, so I’m wondering if anyone here can tell me if these guys are crazy gunslingers or what…